What is Claimed is:

In a target processor, apparatus for storing a
 events related to the generation of a trigger signal, the
 apparatus comprising:

a plurality of event signal generation units, each sevent signal generation unit providing an event signal in response to a preestablished target processor condition

a trigger generation unit coupled to the plurality of event signal generation units, the trigger generation unit responsive to at least one preselected event signal for generating an associated trigger signal, the trigger generating unit generating a trigger control signal; and

a register, the register having the event signals applied to the trigger unit applied thereto, the register responsive to a trigger control signal generated along with the trigger signal, the trigger control signal causing the register to store event signals applied thereto.

17

16

7

8

9

10

11

12

13

14 15

18 2. The apparatus as recited in claim 1 further 19 comprising at least one event signal generating unit, each 20 event signal generating unit generating an event signal 21 upon identification of a predetermined condition in the 22 target processor.

23

24 3. The apparatus as recited in claim 1 further 25 comprising a read bus, wherein a second control signal

1 causes the contents of the register to be applied to the

2 read bus.

3

4 4. The apparatus as recited in claim 3 wherein the 5 register is a memory-mapped register.

6

- 7 5. The apparatus as recited in claim 1 further 8 comprising:
- a second register, the second register
 responsive to the control signal for storing a program
 counter address related to the conditions in the target
 processor resulting in the events signals.
- 13
- 14 6. The method of storing an events signals resulting 15 in the generation of a trigger signal, the method 16 comprising:
- 17 generating an event signal for each predetermined 18 event;
- 19 applying each event signal to a trigger 20 generation unit;
- 21 applying each event signal to a preselected 22 storage unit location;
- when a predetermined event signal or predetermined combination of event signals is applied to the trigger generation unit, the trigger generation unit providing a trigger signal and a trigger control signal;
- 27 and

applying the trigger control signal to the storage unit, the storage unit storing the event signals in the storage unit in response to the trigger control signal.

4

7. The method as recited in claim 6 wherein the storage unit is a register.

7

8. The method as recited in claim 6 wherein applying 9 a control signal to the storage unit results in application 10 of the contents of the storage unit to a read bus.

11

9. The method as recited in claim 6 further comprising the step storing program counter address in a second storage unit in response to the trigger control signal.

16

- 17 10. A target processor comprising: 1
- at least one event detection unit, each event 19 detection unit responsive to predetermined condition of the 20 target processing unit for generating a related event

21 signal;

- a trigger generation unit, the trigger generation
- 23 unit generating trigger signal in response to at least one
- 24 of the related event signals, the trigger unit generating a
- 25 trigger control signal when the a trigger signal is
- 26 generated; and
- a storage unit, the storage unit coupled to the
- 28 event detection unit, the storage unit storing each event

1 signal is a related storage unit location in response to
2 the trigger control signal.

3

11. The target processor as recited in claim 10 further comprising a read bus coupled to the storage unit, the event signals stored in the storage unit being applied to the read bus in response to a second control signal.

8

9 12. The target processor as recited in claim 11 10 wherein the storage unit is a memory-mapped register 11 accessible to an external test and debug device.

12

13. The target processor as recited in claim 10
14 further comprising a second storage unit, the second
15 storage unit having a program counter address applied
16 thereto, the storage unit storing applied program counter
17 address in response to the trigger control signal.

18

19 14. The target processor as recited in claim 13 20 further comprising a delay line, the delay line delaying 21 the application of the program counter address to the 22 second storage unit for a predetermined period of time.

23

15. The target processor as recited in claim 14 wherein the second storage unit is a memory-mapped register.